

**VFSTR :: VADLAMUDI**

(Deemed to be UNIVERSITY)

**Revised Time Table for M.Tech. I Year II Semester Regular (R20) End Examination December-2023**

*(Regular for 2022 batch)*

Released Date: 13.12.2023

**Examination Time: 10:00 PM to 01:00 PM**

<b>Date &amp; Specialization</b>	<b>21.12.2023 (Thursday)</b>	<b>23.12.2023 (Saturday)</b>	<b>26.12.2023 (Tuesday)</b>	<b>28.12.2023 (Thursday)</b>	<b>30.12.2023 (Saturday)</b>
<b>VLSI</b>	Analog IC Design (20VL001)	Digital IC Design (20VL002)	Semiconductor Device Modeling (20VL003)	FGGA Based System Design (20VL004)	Microchip Fabrication Technology (20VL008)



**Controller of Examinations**

Controller of Examinations  
VFSTR  
(Deemed to be UNIVERSITY)

Copy to PA to VC, PA to Registrar, DDHs, Training & Placement Cell, Workshop I/C, Bus I/C, Reception, Web Administrator, Library  
VU/CE/CIR/23/722 (BG) Date: 13.12.2023

